Please use this identifier to cite or link to this item:
Title: Comparative Analysis of Various Methods to Circuit Design for DWT with CDF 9/7 Wavelet
Authors: Nagornov, N. N.
Нагорнов, Н. Н.
Bergerman, M. V.
Бергерман, М. В.
Keywords: CDF 9/7 wavelet;Circuits design;Discrete wavelet transform;Lifting scheme;Unit-gate model
Issue Date: 2022
Publisher: Institute of Electrical and Electronics Engineers Inc.
Citation: Nagornov, N.N., Bergerman, M.V., Minenkov, D.V., Kaplun, D.I. Comparative Analysis of Various Methods to Circuit Design for DWT with CDF 9/7 Wavelet // 2022 11th Mediterranean Conference on Embedded Computing, MECO 2022. - 2022. - DOI10.1109/MECO55406.2022.9797219
Series/Report no.: 2022 11th Mediterranean Conference on Embedded Computing, MECO 2022
Abstract: Discrete wavelet transform (DWT) is widely used to solve one-dimensional and multidimensional signal processing problems. The high growth rates of quantitative and qualitative characteristics of digital information lead to the need to improve data processing methods and increase the efficiency of their implementation. Specialized hardware circuits are used to solve this problem since they can significantly enhance the characteristics of DWT implementation devices. Various methods are used to implement DWP. They differ in the priority of resource consumption. This paper proposes a comparative analysis of different state-of-the-art methods to circuit design for DWT with Cohen-Daubechies-Feauveau 9/7 wavelet using the 'unit-gate' model. The evaluation results showed that optimized direct implementation (ODI) outperforms direct implementation in device delay by 38%-59%, losing in device area by only 7%-10%. ODI exceeds the lifting scheme in delay by 3.41-3.65 times, losing in area by 1.66-1.84 times.
Appears in Collections:Статьи, проиндексированные в SCOPUS, WOS

Files in This Item:
File SizeFormat 
scopusresults 2300 .pdf
  Restricted Access
2.6 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.