Пожалуйста, используйте этот идентификатор, чтобы цитировать или ссылаться на этот ресурс:
https://dspace.ncfu.ru/handle/20.500.12258/3032Полная запись метаданных
| Поле DC | Значение | Язык |
|---|---|---|
| dc.contributor.author | Chervyakov, N. I. | - |
| dc.contributor.author | Червяков, Н. И. | - |
| dc.contributor.author | Babenko, M. G. | - |
| dc.contributor.author | Бабенко, М. Г. | - |
| dc.contributor.author | Kuchukov, V. A. | - |
| dc.contributor.author | Кучуков, В. А. | - |
| dc.date.accessioned | 2018-09-20T13:03:57Z | - |
| dc.date.available | 2018-09-20T13:03:57Z | - |
| dc.date.issued | 2017 | - |
| dc.identifier.citation | Chervyakov, N.I., Babenko, M.G., Kuchukov, V.A. Research of effective methods of conversion from positional notation to RNS on FPGA (2017) // Proceedings of the 2017 IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference, ElConRus 2017. - 2017 - Номер статьи 7910546. - Pages 277-281 | ru |
| dc.identifier.uri | https://www.scopus.com/record/display.uri?eid=2-s2.0-85019474832&origin=resultslist&sort=plf-f&src=s&nlo=1&nlr=20&nls=afprfnm-t&affilName=north+caucasus+federal+university&sid=b1a0bd1fbe2eebc00db021ff8780b18f&sot=afnl&sdt=sisr&sl=53&s=%28AF-ID%28%22North+Caucasus+Federal+University%22+60070541%29%29&ref=%28Research+of+effective+methods+of+conversion+from+positional+notation+to+RNS+on+FPGA%29&relpos=2&citeCnt=2&searchTerm= | - |
| dc.identifier.uri | http://hdl.handle.net/20.500.12258/3032 | - |
| dc.description.abstract | In this article we propose the implementation of different RNS moduli sets on FPGA. We also reviewed methods for calculation of remainder of division by modules of special form. In addition, the application of logical sharing schemes with effective distributing of FPGA resources is presented in the paper. We modified the algorithm of residue calculation by using distributed arithmetic's methods and shared resources of FPGA. Proposed algorithm allows to improve scheme performance by 14% while hardware costs were increased only by 1%. The simulation of described algorithms of residues finding is performed by FPGA Xilinx Spartan-6 SP605 | ru |
| dc.language.iso | en | ru |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | ru |
| dc.relation.ispartofseries | Proceedings of the 2017 IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference, ElConRus 2017 | - |
| dc.subject | Forward conversion | ru |
| dc.subject | FPGA | ru |
| dc.subject | Residue number system (RNS) | ru |
| dc.subject | Shared logic | ru |
| dc.subject | Field programmable gate arrays (FPGA) | ru |
| dc.title | Research of effective methods of conversion from positional notation to RNS on FPGA | ru |
| dc.type | Статья | ru |
| vkr.amount | Pages 277-281 | ru |
| vkr.inst | Институт математики и естественных наук | - |
| Располагается в коллекциях: | Статьи, проиндексированные в SCOPUS, WOS | |
Файлы этого ресурса:
| Файл | Описание | Размер | Формат | |
|---|---|---|---|---|
| scopusresults 322 .pdf Доступ ограничен | 62.44 kB | Adobe PDF | Просмотреть/Открыть | |
| WoS 153 .pdf Доступ ограничен | 108.17 kB | Adobe PDF | Просмотреть/Открыть |
Все ресурсы в архиве электронных ресурсов защищены авторским правом, все права сохранены.