Please use this identifier to cite or link to this item:
https://dspace.ncfu.ru/handle/20.500.12258/3188Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Chervyakov, N. I. | - |
| dc.contributor.author | Червяков, Н. И. | - |
| dc.contributor.author | Lyakhov, P. A. | - |
| dc.contributor.author | Ляхов, П. А. | - |
| dc.contributor.author | Babenko, M. G. | - |
| dc.contributor.author | Бабенко, М. Г. | - |
| dc.contributor.author | Garyanina, A. I. | - |
| dc.contributor.author | Гарянина, А. И. | - |
| dc.contributor.author | Lavrinenko, I. N. | - |
| dc.contributor.author | Лавриненко, И. Н. | - |
| dc.contributor.author | Lavrinenko, A. V. | - |
| dc.contributor.author | Лавриненко, А. В. | - |
| dc.contributor.author | Deryabin, M. A. | - |
| dc.contributor.author | Дерябин, М. А. | - |
| dc.date.accessioned | 2018-10-10T14:22:05Z | - |
| dc.date.available | 2018-10-10T14:22:05Z | - |
| dc.date.issued | 2016 | - |
| dc.identifier.citation | Chervyakov, N.I., Lyakhov, P.A., Babenko, M.G., Garyanina, A.I., Lavrinenko, I.N., Lavrinenko, A.V., Deryabin, M.A. An efficient method of error correction in fault-tolerant modular neurocomputers // Neurocomputing. - 2016. - Volume 205. - Pages 32-44 | ru |
| dc.identifier.uri | https://www.scopus.com/record/display.uri?eid=2-s2.0-84969931011&origin=resultslist&sort=plf-f&src=s&nlo=&nlr=&nls=&sid=4571c9c342bce71328dbf4646312b3f0&sot=aff&sdt=cl&cluster=scopubyr%2c%222016%22%2ct&sl=174&s=AF-ID%28%22North+Caucasus+Federal+University%22+60070541%29+OR+AF-ID%28%22Stavropol+State+University%22+60070961%29+OR+AF-ID%28%22stavropolskij+Gosudarstvennyj+Tehniceskij+Universitet%22+60026323%29&relpos=27&citeCnt=9&searchTerm= | - |
| dc.identifier.uri | http://hdl.handle.net/20.500.12258/3188 | - |
| dc.description.abstract | In this paper, we propose the architecture of a fault-tolerant unit in a modular neurocomputer that is based on decoding with computation of errors syndromes on redundant moduli and implemented using FPGA and a finite ring neural network. The computational complexity of the proposed architecture is about 80% less in comparison with that of the architecture based on number projections in the mixed radix number system | ru |
| dc.language.iso | en | ru |
| dc.publisher | Elsevier | ru |
| dc.relation.ispartofseries | Neurocomputing | - |
| dc.subject | Artificial neural network | ru |
| dc.subject | Chinese remainder theorem (CRT) | ru |
| dc.subject | Fault-tolerance | ru |
| dc.subject | Mixed radix conversion | ru |
| dc.subject | Residue number system (RNS) | ru |
| dc.subject | Network architecture | ru |
| dc.title | An efficient method of error correction in fault-tolerant modular neurocomputers | ru |
| dc.type | Статья | ru |
| vkr.amount | Pages 32-44 | ru |
| vkr.inst | Институт математики и естественных наук | - |
| Appears in Collections: | Статьи, проиндексированные в SCOPUS, WOS | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| scopusresults 422 .pdf Restricted Access | 62.23 kB | Adobe PDF | View/Open | |
| WoS 256 .pdf Restricted Access | 105.69 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.