Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12258/7033
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChervyakov, N. I.-
dc.contributor.authorЧервяков, Н. И.-
dc.contributor.authorLyakhov, P. A.-
dc.contributor.authorЛяхов, П. А.-
dc.contributor.authorIonisyan, A. S.-
dc.contributor.authorИонисян, А. С.-
dc.contributor.authorValueva, M. V.-
dc.contributor.authorВалуева, М. В.-
dc.date.accessioned2019-09-06T09:50:05Z-
dc.date.available2019-09-06T09:50:05Z-
dc.date.issued2019-
dc.identifier.citationKaplunf, D.I., Chervyakov, N.I., Lyakhov, P.A., Ionisyan, A.S., Valueva, M.V., Gulvanskiy, V.V., Rangababu, P. Hardware implementation of video processing device using residue number system // 2019 42nd International Conference on Telecommunications and Signal Processing, TSP 2019. - 2019. - Article number 8768827. - Pages 701-704ru
dc.identifier.urihttps://www.scopus.com/record/display.uri?eid=2-s2.0-85071063034&origin=resultslist&sort=plf-f&src=s&st1=Hardware+implementation+of+video+processing+device+using+residue+number+system&st2=&sid=e50a9c724338f914aad21164f394e20c&sot=b&sdt=b&sl=93&s=TITLE-ABS-KEY%28Hardware+implementation+of+video+processing+device+using+residue+number+system%29&relpos=0&citeCnt=0&searchTerm=-
dc.identifier.urihttp://hdl.handle.net/20.500.12258/7033-
dc.description.abstractThis paper considers the creation of video signal processing device. Important performance criteria of these devices are speed and power consumption. We used an Alinx AX309 board containing FPGA Xilinx Spartan6-xc6s1x9 as a hardware basis for the implementation of the system. OV7670 video camera was used to obtain a video signal. The output of the processed video was carried out on the Alinx AN430 LCD display and on the standard VGA port. We used the Residue Number System to accelerate calculations. It allowed to improve device speed by 28% compared to using traditional two's complement number systemru
dc.language.isoenru
dc.publisherInstitute of Electrical and Electronics Engineers Inc.ru
dc.relation.ispartofseries2019 42nd International Conference on Telecommunications and Signal Processing, TSP 2019-
dc.subjectDigital video processingru
dc.subjectFPGAru
dc.subjectHardware implementationru
dc.subjectResidue number system (RNS)ru
dc.subjectSystem-on-chipru
dc.subjectVideo signal processingru
dc.titleHardware implementation of video processing device using residue number systemru
dc.typeСтатьяru
vkr.amountPages 701-704ru
Appears in Collections:Статьи, проиндексированные в SCOPUS, WOS

Files in This Item:
File Description SizeFormat 
scopusresults 991 .pdf145.35 kBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.