Please use this identifier to cite or link to this item:
https://dspace.ncfu.ru/handle/20.500.12258/16041
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Nazarov, A. S. | - |
dc.contributor.author | Назаров, А. С. | - |
dc.contributor.author | Babenko, M. G. | - |
dc.contributor.author | Бабенко, М. Г. | - |
dc.contributor.author | Golimblevskaia, E. I. | - |
dc.contributor.author | Голимблевская, Е. И. | - |
dc.date.accessioned | 2021-06-23T12:44:07Z | - |
dc.date.available | 2021-06-23T12:44:07Z | - |
dc.date.issued | 2020 | - |
dc.identifier.citation | Nazarov, A., Babenko, M., Golimblevskaia, E. Hardware implementation of the reverse conversion RNS-WNS on FPGA // 2020 International Conference Engineering and Telecommunication, En and T. - 2020. - Номер статьи 9431249 | ru |
dc.identifier.uri | http://hdl.handle.net/20.500.12258/16041 | - |
dc.description.abstract | The Residue Number System is a modern powerful tool for solving a number of specialized tasks: digital signal processing, cryptography, increasing reliability, accelerating computations, etc. The effectiveness of its use largely depends on the solution of the problem of reducing the delay and area costs for the reverse conversion of numerical data to the weighted number system. The paper considers the main methods of reverse conversion from the residue number system to the weighted number system. Their hardware implementation on FPGA and a comparative analysis are presented | ru |
dc.language.iso | en | ru |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | ru |
dc.relation.ispartofseries | 2020 International Conference Engineering and Telecommunication, En and T 2020 | - |
dc.subject | Residue number system (RNS) | ru |
dc.subject | Weighted number system | ru |
dc.subject | Chinese remainder theorem | ru |
dc.subject | Chinese remainder theorem with fraction | ru |
dc.subject | Field-programmable gate array | ru |
dc.subject | Mixed radix conversion | ru |
dc.subject | Data handling | ru |
dc.title | Hardware implementation of the reverse conversion RNS-WNS on FPGA | ru |
dc.type | Статья | ru |
vkr.inst | Институт математики и информационных технологий имени профессора Н.И. Червякова | ru |
Appears in Collections: | Статьи, проиндексированные в SCOPUS, WOS |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
scopusresults 1758 .pdf Restricted Access | 1.04 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.