Please use this identifier to cite or link to this item: http://hdl.handle.net/20.500.12258/4353
Title: Area-Efficient FPGA Implementation of Minimalistic Convolutional Neural Network Using Residue Number System
Authors: Chervyakov, N. I.
Червяков, Н. И.
Lyakhov, P. A.
Ляхов, П. А.
Valueva, M. V.
Валуева, М. В.
Valuev, G. V.
Валуев, Г. В.
Keywords: Computer hardware;Convolution;Cost reduction;Image recognition;MATLAB;Neural networks;Numbering systems;Field programmable gate arrays (FPGA)
Issue Date: 2018
Publisher: IEEE Computer Society
Citation: Chervyakov, N.I., Lyakhov, P.A., Valueva, M.V., Valuev, G.V., Kaplun, D.I., Efimenko, G.A., Gnezdilov, D.V. Area-Efficient FPGA Implementation of Minimalistic Convolutional Neural Network Using Residue Number System // Conference of Open Innovation Association, FRUCT. - 2018. - Volume 2018-November. - Номер статьи 8588106. - Pages 112-118
Series/Report no.: Conference of Open Innovation Association, FRUCT
Abstract: Convolutional Neural Networks (CNN) is the promising tool for solving task of image recognition in computer vision systems. However, the most known implementation of CNNs require a significant amount of memory for storing weights in training and work. To reduce the resource costs of CNN implementation we propose the architecture that separated on hardware and software parts for performance optimization. Also we propose to use Residue Number System (RNS) arithmetic in the hardware part which implements the convolutional layer of CNN. Software simulation using Matlab 2017b shows that CNN with a minimum number of layers can be quickly and successfully trained. Hardware simulation using FPGA Kintex7 xc7k70tfbg484-2 demonstrates that using RNS in convolutional layer of CNN allows to reduce hardware costs by 32% compared with the traditional approach based on the binary number system
URI: https://www.scopus.com/record/display.uri?eid=2-s2.0-85061049082&origin=resultslist&sort=plf-f&src=s&st1=%09Area-Efficient+FPGA+Implementation+of+Minimalistic+Convolutional+Neural+Network+Using+Residue+Number+System&st2=&sid=5de745aaf0b399b11edbcdbf364e241e&sot=b&sdt=b&sl=123&s=TITLE-ABS-KEY%28%09Area-Efficient+FPGA+Implementation+of+Minimalistic+Convolutional+Neural+Network+Using+Residue+Number+System%29&relpos=0&citeCnt=0&searchTerm=
http://hdl.handle.net/20.500.12258/4353
Appears in Collections:Статьи, проиндексированные в SCOPUS, WOS

Files in This Item:
File Description SizeFormat 
scopusresults 840 .pdf1.8 MBAdobe PDFThumbnail
View/Open
WoS 545 .pdf77.79 kBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.